

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5





FIG.6



— |




FIG.8





FIG.9



The schematic diagram illustrates a 50R/50L bit slice, which is a component used in digital logic design. The diagram is divided into two main sections: 50L (Left) and 50R (Right), each representing a different processing path. The 50L section is on the left, and the 50R section is on the right. Both sections are controlled by a common set of signals:  $\overline{DVL_j}$ ,  $\overline{DVL_{j-1}}$ ,  $\overline{DVL_{j+1}}$ ,  $\overline{DVL_{j+1-1}}$ ,  $\overline{DVL_{j+1+1}}$ ,  $\overline{DVL_{j+1+1-1}}$ ,  $\overline{DVL_{j+1+1-1-1}}$ , and  $\overline{DVL_{j+1+1-1-1-1}}$ . These signals are connected to various logic gates (AND, OR, NOT) and multiplexers (P1, P2) within the 50L and 50R sections. The 50L section includes gates 60L, 61L, 62L, 63L, and 64L, along with multiplexers P1 and P2. The 50R section includes gates 60R, 61R, 62R, 63R, and 64R, along with multiplexers P1 and P2. The outputs of the 50L and 50R sections are labeled 50L and 50R, respectively. The diagram also shows signals generated from DIN, including WDZ, WD, and BDRj.

50L

431

1

GENERATED  
FROM DIN

FIG.11

		WD=H (WRITING OF "0")		WD=L (WRITING OF "1")	
	NOT SELECTED	BL <sub>j</sub> SELECTED	ADJACENT BL SELECTED	BL <sub>j</sub> SELECTED	ADJACENT BL SELECTED
$\phi 1PL$	H	H	H	L	H
$\phi 1NL$	L	H	L	L	L
$\phi 2PL$	H	H	L	H	H
$\phi 2NL$	L	L	L	L	H
$\phi 1PR$	H	L	H	H	H
$\phi 1NR$	L	L	L	H	L
$\phi 2PR$	H	H	H	H	L
$\phi 2NR$	L	L	H	L	L
CURRENT DIRECTION OF BL <sub>j</sub>	X	L←R	L→R	L→R	L←R

FIG.12




FIG.13






FIG.14




FIG.15




FIG.16




FIG.17

	NOT SELECTED	SELECTED CSL <sub>j</sub> -1		SELECTED CSL <sub>j</sub> +1	
		WD <sub>j</sub> -1 =H	WD <sub>j</sub> -1 =L	WD <sub>j</sub> +1 =H	WD <sub>j</sub> +1 =L
$\phi$ 2PL	H	L	H	L	H
$\phi$ 2NL	L	L	H	L	H
$\phi$ 2PR	H	H	L	H	L
$\phi$ 2NR	L	H	L	H	L
CURRENT DIRECTION OF BL <sub>j</sub>	X	L→R	L←R	L→R	L←R

FIG.18




FIG.19




FIG.20

CSLj-1	CSLj+1	WDj-1	WDj+1	$\phi$ 3PL	$\phi$ 3NL	$\phi$ 4PL	$\phi$ 4NL	BLj CURRENT
L	L	-	-	H	L	H	L	0
L	H	-	H	H	L	L	L	$\Delta IW \rightarrow$
L	H	-	L	H	L	H	H	$\Delta IW \leftarrow$
H	L	L	-	H	H	H	L	$\Delta IW \leftarrow$
H	L	H	-	L	L	H	L	$\Delta IW \rightarrow$
H	H	L	L	H	H	H	H	$2 \cdot \Delta IW \leftarrow$
H	H	L	H	H	L	H	L	0
H	H	H	L	H	L	H	L	0
H	H	H	H	L	L	L	L	$2 \cdot \Delta IW \rightarrow$

FIG.21




FIG.22

CSLj-1	CSLj+1	WDj-1	WDj+1	$\phi$ 3PR	$\phi$ 3NR	$\phi$ 4PR	$\phi$ 4NR	BLj CURRENT
L	L	-	-	H	L	H	L	0
L	H	-	H	H	L	H	H	$\Delta IW \rightarrow$
L	H	-	L	H	L	L	L	$\Delta IW \leftarrow$
H	L	L	-	L	L	H	L	$\Delta IW \leftarrow$
H	L	H	-	H	H	H	L	$\Delta IW \rightarrow$
H	H	L	L	L	L	L	L	$2 \cdot \Delta IW \leftarrow$
H	H	L	H	H	L	H	L	0
H	H	H	L	H	L	H	L	0
H	H	H	H	H	H	H	H	$2 \cdot \Delta IW \rightarrow$



FIG.23

